| /Linux-v5.15/arch/arm/include/asm/hardware/ |
| D | cp14.h | 12 #define dbg_write(val, reg) WCP14_##reg(val) argument
14 #define etm_write(val, reg) WCP14_##reg(val) argument
24 #define MCR14(val, op1, crn, crm, op2) \ argument
152 #define WCP14_DBGDTRTXint(val) MCR14(val, 0, c0, c5, 0) argument
153 #define WCP14_DBGWFAR(val) MCR14(val, 0, c0, c6, 0) argument
154 #define WCP14_DBGVCR(val) MCR14(val, 0, c0, c7, 0) argument
155 #define WCP14_DBGECR(val) MCR14(val, 0, c0, c9, 0) argument
156 #define WCP14_DBGDSCCR(val) MCR14(val, 0, c0, c10, 0) argument
157 #define WCP14_DBGDSMCR(val) MCR14(val, 0, c0, c11, 0) argument
158 #define WCP14_DBGDTRRXext(val) MCR14(val, 0, c0, c0, 2) argument
[all …]
|
| /Linux-v5.15/drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
| D | types.h | 133 #define CONF_HAS(config, val) ((config) & (1 << (val))) argument
138 #define CONF_IS(config, val) ((config) == (1 << (val))) argument
139 #define CONF_GE(config, val) ((config) & (0-(1 << (val)))) argument
140 #define CONF_GT(config, val) ((config) & (0-2*(1 << (val)))) argument
141 #define CONF_LT(config, val) ((config) & ((1 << (val))-1)) argument
142 #define CONF_LE(config, val) ((config) & (2*(1 << (val))-1)) argument
146 #define NCONF_HAS(val) CONF_HAS(NCONF, val) argument
148 #define NCONF_IS(val) CONF_IS(NCONF, val) argument
149 #define NCONF_GE(val) CONF_GE(NCONF, val) argument
150 #define NCONF_GT(val) CONF_GT(NCONF, val) argument
[all …]
|
| /Linux-v5.15/drivers/net/ethernet/neterion/vxge/ |
| D | vxge-reg.h | 25 #define vxge_vBIT(val, loc, sz) (((u64)(val)) << (64-(loc)-(sz))) argument
26 #define vxge_vBIT32(val, loc, sz) (((u32)(val)) << (32-(loc)-(sz))) argument
54 #define VXGE_EPROM_IMG_MAJOR(val) (u32) vxge_bVALn(val, 48, 4) argument
55 #define VXGE_EPROM_IMG_MINOR(val) (u32) vxge_bVALn(val, 52, 4) argument
56 #define VXGE_EPROM_IMG_FIX(val) (u32) vxge_bVALn(val, 56, 4) argument
57 #define VXGE_EPROM_IMG_BUILD(val) (u32) vxge_bVALn(val, 60, 4) argument
59 #define VXGE_HW_GET_EPROM_IMAGE_INDEX(val) vxge_bVALn(val, 16, 8) argument
60 #define VXGE_HW_GET_EPROM_IMAGE_VALID(val) vxge_bVALn(val, 31, 1) argument
61 #define VXGE_HW_GET_EPROM_IMAGE_TYPE(val) vxge_bVALn(val, 40, 8) argument
62 #define VXGE_HW_GET_EPROM_IMAGE_REV(val) vxge_bVALn(val, 48, 16) argument
[all …]
|
| /Linux-v5.15/arch/s390/include/asm/ |
| D | percpu.h | 27 #define arch_this_cpu_to_op_simple(pcp, val, op) \ argument
44 #define this_cpu_add_1(pcp, val) arch_this_cpu_to_op_simple(pcp, val, +) argument
45 #define this_cpu_add_2(pcp, val) arch_this_cpu_to_op_simple(pcp, val, +) argument
46 #define this_cpu_add_return_1(pcp, val) arch_this_cpu_to_op_simple(pcp, val, +) argument
47 #define this_cpu_add_return_2(pcp, val) arch_this_cpu_to_op_simple(pcp, val, +) argument
48 #define this_cpu_and_1(pcp, val) arch_this_cpu_to_op_simple(pcp, val, &) argument
49 #define this_cpu_and_2(pcp, val) arch_this_cpu_to_op_simple(pcp, val, &) argument
50 #define this_cpu_or_1(pcp, val) arch_this_cpu_to_op_simple(pcp, val, |) argument
51 #define this_cpu_or_2(pcp, val) arch_this_cpu_to_op_simple(pcp, val, |) argument
55 #define this_cpu_add_4(pcp, val) arch_this_cpu_to_op_simple(pcp, val, +) argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/msm/adreno/ |
| D | adreno_pm4.xml.h | 486 static inline uint32_t CP_LOAD_STATE_0_DST_OFF(uint32_t val) in CP_LOAD_STATE_0_DST_OFF()
492 static inline uint32_t CP_LOAD_STATE_0_STATE_SRC(enum adreno_state_src val) in CP_LOAD_STATE_0_STATE_SRC()
498 static inline uint32_t CP_LOAD_STATE_0_STATE_BLOCK(enum adreno_state_block val) in CP_LOAD_STATE_0_STATE_BLOCK()
504 static inline uint32_t CP_LOAD_STATE_0_NUM_UNIT(uint32_t val) in CP_LOAD_STATE_0_NUM_UNIT()
512 static inline uint32_t CP_LOAD_STATE_1_STATE_TYPE(enum adreno_state_type val) in CP_LOAD_STATE_1_STATE_TYPE()
518 static inline uint32_t CP_LOAD_STATE_1_EXT_SRC_ADDR(uint32_t val) in CP_LOAD_STATE_1_EXT_SRC_ADDR()
526 static inline uint32_t CP_LOAD_STATE4_0_DST_OFF(uint32_t val) in CP_LOAD_STATE4_0_DST_OFF()
532 static inline uint32_t CP_LOAD_STATE4_0_STATE_SRC(enum a4xx_state_src val) in CP_LOAD_STATE4_0_STATE_SRC()
538 static inline uint32_t CP_LOAD_STATE4_0_STATE_BLOCK(enum a4xx_state_block val) in CP_LOAD_STATE4_0_STATE_BLOCK()
544 static inline uint32_t CP_LOAD_STATE4_0_NUM_UNIT(uint32_t val) in CP_LOAD_STATE4_0_NUM_UNIT()
[all …]
|
| D | a6xx.xml.h | 1024 static inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_RB_LO(uint32_t val) in A6XX_CP_ROQ_THRESHOLDS_1_RB_LO()
1030 static inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_RB_HI(uint32_t val) in A6XX_CP_ROQ_THRESHOLDS_1_RB_HI()
1036 static inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_IB1_START(uint32_t val) in A6XX_CP_ROQ_THRESHOLDS_1_IB1_START()
1042 static inline uint32_t A6XX_CP_ROQ_THRESHOLDS_1_IB2_START(uint32_t val) in A6XX_CP_ROQ_THRESHOLDS_1_IB2_START()
1050 static inline uint32_t A6XX_CP_ROQ_THRESHOLDS_2_SDS_START(uint32_t val) in A6XX_CP_ROQ_THRESHOLDS_2_SDS_START()
1056 static inline uint32_t A6XX_CP_ROQ_THRESHOLDS_2_ROQ_SIZE(uint32_t val) in A6XX_CP_ROQ_THRESHOLDS_2_ROQ_SIZE()
1080 static inline uint32_t A6XX_CP_PROTECT_REG_BASE_ADDR(uint32_t val) in A6XX_CP_PROTECT_REG_BASE_ADDR()
1086 static inline uint32_t A6XX_CP_PROTECT_REG_MASK_LEN(uint32_t val) in A6XX_CP_PROTECT_REG_MASK_LEN()
1175 static inline uint32_t A6XX_CP_CSQ_IB1_STAT_REM(uint32_t val) in A6XX_CP_CSQ_IB1_STAT_REM()
1183 static inline uint32_t A6XX_CP_CSQ_IB2_STAT_REM(uint32_t val) in A6XX_CP_CSQ_IB2_STAT_REM()
[all …]
|
| D | a3xx.xml.h | 947 static inline uint32_t A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES(uint32_t val) in A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES()
955 static inline uint32_t A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ(uint32_t val) in A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ()
961 static inline uint32_t A3XX_GRAS_CL_GB_CLIP_ADJ_VERT(uint32_t val) in A3XX_GRAS_CL_GB_CLIP_ADJ_VERT()
969 static inline uint32_t A3XX_GRAS_CL_VPORT_XOFFSET(float val) in A3XX_GRAS_CL_VPORT_XOFFSET()
977 static inline uint32_t A3XX_GRAS_CL_VPORT_XSCALE(float val) in A3XX_GRAS_CL_VPORT_XSCALE()
985 static inline uint32_t A3XX_GRAS_CL_VPORT_YOFFSET(float val) in A3XX_GRAS_CL_VPORT_YOFFSET()
993 static inline uint32_t A3XX_GRAS_CL_VPORT_YSCALE(float val) in A3XX_GRAS_CL_VPORT_YSCALE()
1001 static inline uint32_t A3XX_GRAS_CL_VPORT_ZOFFSET(float val) in A3XX_GRAS_CL_VPORT_ZOFFSET()
1009 static inline uint32_t A3XX_GRAS_CL_VPORT_ZSCALE(float val) in A3XX_GRAS_CL_VPORT_ZSCALE()
1017 static inline uint32_t A3XX_GRAS_SU_POINT_MINMAX_MIN(float val) in A3XX_GRAS_SU_POINT_MINMAX_MIN()
[all …]
|
| D | adreno_common.xml.h | 213 static inline uint32_t AXXX_CP_RB_CNTL_BUFSZ(uint32_t val) in AXXX_CP_RB_CNTL_BUFSZ()
219 static inline uint32_t AXXX_CP_RB_CNTL_BLKSZ(uint32_t val) in AXXX_CP_RB_CNTL_BLKSZ()
225 static inline uint32_t AXXX_CP_RB_CNTL_BUF_SWAP(uint32_t val) in AXXX_CP_RB_CNTL_BUF_SWAP()
236 static inline uint32_t AXXX_CP_RB_RPTR_ADDR_SWAP(uint32_t val) in AXXX_CP_RB_RPTR_ADDR_SWAP()
242 static inline uint32_t AXXX_CP_RB_RPTR_ADDR_ADDR(uint32_t val) in AXXX_CP_RB_RPTR_ADDR_ADDR()
260 static inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START(uint32_t val) in AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START()
266 static inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START(uint32_t val) in AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START()
272 static inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START(uint32_t val) in AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START()
280 static inline uint32_t AXXX_CP_MEQ_THRESHOLDS_MEQ_END(uint32_t val) in AXXX_CP_MEQ_THRESHOLDS_MEQ_END()
286 static inline uint32_t AXXX_CP_MEQ_THRESHOLDS_ROQ_END(uint32_t val) in AXXX_CP_MEQ_THRESHOLDS_ROQ_END()
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/panel/ |
| D | panel-abt-y030xx067a.c | 22 #define REG00_VBRT_CTRL(val) (val) argument
24 #define REG01_COM_DC(val) (val) argument
26 #define REG02_DA_CONTRAST(val) (val) argument
27 #define REG02_VESA_SEL(val) ((val) << 5) argument
30 #define REG03_VPOSITION(val) (val) argument
35 #define REG04_HPOSITION1(val) (val) argument
40 #define REG05_SLBRCHARGE(val) ((val) << 3) argument
41 #define REG05_PRECHARGE_LEVEL(val) ((val) << 6) argument
48 #define REG06_GAMMA_SEL(val) ((val) << 5) argument
57 #define REG07_AMPTST(val) ((val) << 6) argument
[all …]
|
| /Linux-v5.15/arch/alpha/lib/ |
| D | fpreg.c | 12 #define STT(reg,val) asm volatile ("ftoit $f"#reg",%0" : "=r"(val)); argument
14 #define STT(reg,val) asm volatile ("stt $f"#reg",%0" : "=m"(val)); argument
20 unsigned long val; in alpha_read_fp_reg() local
62 #define LDT(reg,val) asm volatile ("itoft %0,$f"#reg : : "r"(val)); argument
64 #define LDT(reg,val) asm volatile ("ldt $f"#reg",%0" : : "m"(val)); argument
68 alpha_write_fp_reg (unsigned long reg, unsigned long val) in alpha_write_fp_reg()
108 #define STS(reg,val) asm volatile ("ftois $f"#reg",%0" : "=r"(val)); argument
110 #define STS(reg,val) asm volatile ("sts $f"#reg",%0" : "=m"(val)); argument
116 unsigned long val; in alpha_read_fp_reg_s() local
158 #define LDS(reg,val) asm volatile ("itofs %0,$f"#reg : : "r"(val)); argument
[all …]
|
| /Linux-v5.15/sound/synth/emux/ |
| D | emux_nrpn.c | 41 int type, int val, int mode) in send_converted_effect()
128 static int fx_delay(int val) in fx_delay()
133 static int fx_attack(int val) in fx_attack()
138 static int fx_hold(int val) in fx_hold()
143 static int fx_decay(int val) in fx_decay()
148 static int fx_the_value(int val) in fx_the_value()
153 static int fx_twice_value(int val) in fx_twice_value()
158 static int fx_conv_pitch(int val) in fx_conv_pitch()
163 static int fx_conv_Q(int val) in fx_conv_Q()
209 static int gs_cutoff(int val) in gs_cutoff()
[all …]
|
| /Linux-v5.15/include/asm-generic/ |
| D | percpu.h | 70 #define raw_cpu_generic_to_op(pcp, val, op) \ argument
75 #define raw_cpu_generic_add_return(pcp, val) \ argument
144 #define this_cpu_generic_to_op(pcp, val, op) \ argument
153 #define this_cpu_generic_add_return(pcp, val) \ argument
208 #define raw_cpu_write_1(pcp, val) raw_cpu_generic_to_op(pcp, val, =) argument
211 #define raw_cpu_write_2(pcp, val) raw_cpu_generic_to_op(pcp, val, =) argument
214 #define raw_cpu_write_4(pcp, val) raw_cpu_generic_to_op(pcp, val, =) argument
217 #define raw_cpu_write_8(pcp, val) raw_cpu_generic_to_op(pcp, val, =) argument
221 #define raw_cpu_add_1(pcp, val) raw_cpu_generic_to_op(pcp, val, +=) argument
224 #define raw_cpu_add_2(pcp, val) raw_cpu_generic_to_op(pcp, val, +=) argument
[all …]
|
| D | unaligned.h | 17 #define __put_unaligned_t(type, val, ptr) do { \ argument
23 #define put_unaligned(val, ptr) __put_unaligned_t(typeof(*(ptr)), (val), (ptr)) argument
40 static inline void put_unaligned_le16(u16 val, void *p) in put_unaligned_le16()
45 static inline void put_unaligned_le32(u32 val, void *p) in put_unaligned_le32()
50 static inline void put_unaligned_le64(u64 val, void *p) in put_unaligned_le64()
70 static inline void put_unaligned_be16(u16 val, void *p) in put_unaligned_be16()
75 static inline void put_unaligned_be32(u32 val, void *p) in put_unaligned_be32()
80 static inline void put_unaligned_be64(u64 val, void *p) in put_unaligned_be64()
105 static inline void __put_unaligned_be24(const u32 val, u8 *p) in __put_unaligned_be24()
112 static inline void put_unaligned_be24(const u32 val, void *p) in put_unaligned_be24()
[all …]
|
| /Linux-v5.15/include/sound/ |
| D | emu8000_reg.h | 108 #define EMU8000_CPF_WRITE(emu, chan, val) \ argument
110 #define EMU8000_PTRX_WRITE(emu, chan, val) \ argument
112 #define EMU8000_CVCF_WRITE(emu, chan, val) \ argument
114 #define EMU8000_VTFT_WRITE(emu, chan, val) \ argument
116 #define EMU8000_PSST_WRITE(emu, chan, val) \ argument
118 #define EMU8000_CSL_WRITE(emu, chan, val) \ argument
120 #define EMU8000_CCCA_WRITE(emu, chan, val) \ argument
122 #define EMU8000_HWCF4_WRITE(emu, val) \ argument
124 #define EMU8000_HWCF5_WRITE(emu, val) \ argument
126 #define EMU8000_HWCF6_WRITE(emu, val) \ argument
[all …]
|
| /Linux-v5.15/arch/mips/include/asm/ |
| D | mipsregs.h | 1396 #define write_r10k_perf_cntr(counter,val) \ argument
1415 #define write_r10k_perf_cntl(counter,val) \ argument
1522 #define __write_ulong_c0_register(reg, sel, val) \ argument
1581 #define __write_64bit_c0_split(source, sel, val) \ argument
1660 #define write_c0_index(val) __write_32bit_c0_register($0, 0, val) argument
1663 #define write_c0_random(val) __write_32bit_c0_register($1, 0, val) argument
1666 #define write_c0_entrylo0(val) __write_ulong_c0_register($2, 0, val) argument
1669 #define writex_c0_entrylo0(val) __writex_32bit_c0_register($2, 0, val) argument
1672 #define write_c0_entrylo1(val) __write_ulong_c0_register($3, 0, val) argument
1675 #define writex_c0_entrylo1(val) __writex_32bit_c0_register($3, 0, val) argument
[all …]
|
| /Linux-v5.15/arch/arm64/include/asm/ |
| D | percpu.h | 179 #define this_cpu_write_1(pcp, val) \ argument
181 #define this_cpu_write_2(pcp, val) \ argument
183 #define this_cpu_write_4(pcp, val) \ argument
185 #define this_cpu_write_8(pcp, val) \ argument
188 #define this_cpu_add_1(pcp, val) \ argument
190 #define this_cpu_add_2(pcp, val) \ argument
192 #define this_cpu_add_4(pcp, val) \ argument
194 #define this_cpu_add_8(pcp, val) \ argument
197 #define this_cpu_add_return_1(pcp, val) \ argument
199 #define this_cpu_add_return_2(pcp, val) \ argument
[all …]
|
| /Linux-v5.15/arch/alpha/include/uapi/asm/ |
| D | compiler.h | 14 # define __kernel_insbl(val, shift) __builtin_alpha_insbl(val, shift) argument
15 # define __kernel_inswl(val, shift) __builtin_alpha_inswl(val, shift) argument
16 # define __kernel_insql(val, shift) __builtin_alpha_insql(val, shift) argument
17 # define __kernel_inslh(val, shift) __builtin_alpha_inslh(val, shift) argument
18 # define __kernel_extbl(val, shift) __builtin_alpha_extbl(val, shift) argument
19 # define __kernel_extwl(val, shift) __builtin_alpha_extwl(val, shift) argument
22 # define __kernel_insbl(val, shift) \ argument
26 # define __kernel_inswl(val, shift) \ argument
30 # define __kernel_insql(val, shift) \ argument
34 # define __kernel_inslh(val, shift) \ argument
[all …]
|
| /Linux-v5.15/include/linux/ |
| D | iopoll.h | 36 #define read_poll_timeout(op, val, cond, sleep_us, timeout_us, \ argument
79 #define read_poll_timeout_atomic(op, val, cond, delay_us, timeout_us, \ argument
120 #define readx_poll_timeout(op, addr, val, cond, sleep_us, timeout_us) \ argument
140 #define readx_poll_timeout_atomic(op, addr, val, cond, delay_us, timeout_us) \ argument
143 #define readb_poll_timeout(addr, val, cond, delay_us, timeout_us) \ argument
146 #define readb_poll_timeout_atomic(addr, val, cond, delay_us, timeout_us) \ argument
149 #define readw_poll_timeout(addr, val, cond, delay_us, timeout_us) \ argument
152 #define readw_poll_timeout_atomic(addr, val, cond, delay_us, timeout_us) \ argument
155 #define readl_poll_timeout(addr, val, cond, delay_us, timeout_us) \ argument
158 #define readl_poll_timeout_atomic(addr, val, cond, delay_us, timeout_us) \ argument
[all …]
|
| /Linux-v5.15/drivers/net/ethernet/chelsio/cxgb4/ |
| D | cxgb4_tc_u32_parse.h | 41 int (*val)(struct ch_filter_specification *f, __be32 val, __be32 mask); member
46 __be32 val, __be32 mask) in cxgb4_fill_ipv4_tos()
55 __be32 val, __be32 mask) in cxgb4_fill_ipv4_frag()
77 __be32 val, __be32 mask) in cxgb4_fill_ipv4_proto()
86 __be32 val, __be32 mask) in cxgb4_fill_ipv4_src_ip()
95 __be32 val, __be32 mask) in cxgb4_fill_ipv4_dst_ip()
114 __be32 val, __be32 mask) in cxgb4_fill_ipv6_tos()
123 __be32 val, __be32 mask) in cxgb4_fill_ipv6_proto()
132 __be32 val, __be32 mask) in cxgb4_fill_ipv6_src_ip0()
141 __be32 val, __be32 mask) in cxgb4_fill_ipv6_src_ip1()
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/msm/dsi/ |
| D | dsi.xml.h | 147 static inline uint32_t DSI_6G_HW_VERSION_MAJOR(uint32_t val) in DSI_6G_HW_VERSION_MAJOR()
153 static inline uint32_t DSI_6G_HW_VERSION_MINOR(uint32_t val) in DSI_6G_HW_VERSION_MINOR()
159 static inline uint32_t DSI_6G_HW_VERSION_STEP(uint32_t val) in DSI_6G_HW_VERSION_STEP()
214 static inline uint32_t DSI_VID_CFG0_VIRT_CHANNEL(uint32_t val) in DSI_VID_CFG0_VIRT_CHANNEL()
220 static inline uint32_t DSI_VID_CFG0_DST_FORMAT(enum dsi_vid_dst_format val) in DSI_VID_CFG0_DST_FORMAT()
226 static inline uint32_t DSI_VID_CFG0_TRAFFIC_MODE(enum dsi_traffic_mode val) in DSI_VID_CFG0_TRAFFIC_MODE()
243 static inline uint32_t DSI_VID_CFG1_RGB_SWAP(enum dsi_rgb_swap val) in DSI_VID_CFG1_RGB_SWAP()
251 static inline uint32_t DSI_ACTIVE_H_START(uint32_t val) in DSI_ACTIVE_H_START()
257 static inline uint32_t DSI_ACTIVE_H_END(uint32_t val) in DSI_ACTIVE_H_END()
265 static inline uint32_t DSI_ACTIVE_V_START(uint32_t val) in DSI_ACTIVE_V_START()
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/msm/disp/mdp5/ |
| D | mdp5.xml.h | 192 static inline uint32_t MDSS_HW_VERSION_STEP(uint32_t val) in MDSS_HW_VERSION_STEP()
198 static inline uint32_t MDSS_HW_VERSION_MINOR(uint32_t val) in MDSS_HW_VERSION_MINOR()
204 static inline uint32_t MDSS_HW_VERSION_MAJOR(uint32_t val) in MDSS_HW_VERSION_MAJOR()
219 static inline uint32_t MDP5_HW_VERSION_STEP(uint32_t val) in MDP5_HW_VERSION_STEP()
225 static inline uint32_t MDP5_HW_VERSION_MINOR(uint32_t val) in MDP5_HW_VERSION_MINOR()
231 static inline uint32_t MDP5_HW_VERSION_MAJOR(uint32_t val) in MDP5_HW_VERSION_MAJOR()
239 static inline uint32_t MDP5_DISP_INTF_SEL_INTF0(enum mdp5_intf_type val) in MDP5_DISP_INTF_SEL_INTF0()
245 static inline uint32_t MDP5_DISP_INTF_SEL_INTF1(enum mdp5_intf_type val) in MDP5_DISP_INTF_SEL_INTF1()
251 static inline uint32_t MDP5_DISP_INTF_SEL_INTF2(enum mdp5_intf_type val) in MDP5_DISP_INTF_SEL_INTF2()
257 static inline uint32_t MDP5_DISP_INTF_SEL_INTF3(enum mdp5_intf_type val) in MDP5_DISP_INTF_SEL_INTF3()
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/msm/disp/mdp4/ |
| D | mdp4.xml.h | 121 static inline uint32_t MDP4_VERSION_MINOR(uint32_t val) in MDP4_VERSION_MINOR()
127 static inline uint32_t MDP4_VERSION_MAJOR(uint32_t val) in MDP4_VERSION_MAJOR()
149 static inline uint32_t MDP4_DISP_INTF_SEL_PRIM(enum mdp4_intf val) in MDP4_DISP_INTF_SEL_PRIM()
155 static inline uint32_t MDP4_DISP_INTF_SEL_SEC(enum mdp4_intf val) in MDP4_DISP_INTF_SEL_SEC()
161 static inline uint32_t MDP4_DISP_INTF_SEL_EXT(enum mdp4_intf val) in MDP4_DISP_INTF_SEL_EXT()
191 static inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE0(enum mdp_mixer_stage_id val) in MDP4_LAYERMIXER2_IN_CFG_PIPE0()
198 static inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE1(enum mdp_mixer_stage_id val) in MDP4_LAYERMIXER2_IN_CFG_PIPE1()
205 static inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE2(enum mdp_mixer_stage_id val) in MDP4_LAYERMIXER2_IN_CFG_PIPE2()
212 static inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE3(enum mdp_mixer_stage_id val) in MDP4_LAYERMIXER2_IN_CFG_PIPE3()
219 static inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE4(enum mdp_mixer_stage_id val) in MDP4_LAYERMIXER2_IN_CFG_PIPE4()
[all …]
|
| /Linux-v5.15/arch/x86/include/asm/ |
| D | percpu.h | 76 #define __pcpu_cast_1(val) ((u8)(((unsigned long) val) & 0xff)) argument
77 #define __pcpu_cast_2(val) ((u16)(((unsigned long) val) & 0xffff)) argument
78 #define __pcpu_cast_4(val) ((u32)(((unsigned long) val) & 0xffffffff)) argument
79 #define __pcpu_cast_8(val) ((u64)(val)) argument
124 #define percpu_add_op(size, qual, var, val) \ argument
232 #define raw_cpu_write_1(pcp, val) percpu_to_op(1, , "mov", (pcp), val) argument
233 #define raw_cpu_write_2(pcp, val) percpu_to_op(2, , "mov", (pcp), val) argument
234 #define raw_cpu_write_4(pcp, val) percpu_to_op(4, , "mov", (pcp), val) argument
235 #define raw_cpu_add_1(pcp, val) percpu_add_op(1, , (pcp), val) argument
236 #define raw_cpu_add_2(pcp, val) percpu_add_op(2, , (pcp), val) argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/i915/ |
| D | intel_dram.c | 47 static int skl_get_dimm_size(u16 val) in skl_get_dimm_size()
52 static int skl_get_dimm_width(u16 val) in skl_get_dimm_width()
69 static int skl_get_dimm_ranks(u16 val) in skl_get_dimm_ranks()
80 static int icl_get_dimm_size(u16 val) in icl_get_dimm_size()
85 static int icl_get_dimm_width(u16 val) in icl_get_dimm_width()
102 static int icl_get_dimm_ranks(u16 val) in icl_get_dimm_ranks()
122 int channel, char dimm_name, u16 val) in skl_dram_get_dimm_info()
143 int channel, u32 val) in skl_dram_get_channel_info()
185 u32 val; in skl_dram_get_channels_info() local
223 u32 val; in skl_get_dram_type() local
[all …]
|
| /Linux-v5.15/drivers/dma/ti/ |
| D | k3-udma.h | 41 #define UDMA_CAP2_TCHAN_CNT(val) ((val) & 0x1ff) argument
42 #define UDMA_CAP2_ECHAN_CNT(val) (((val) >> 9) & 0x1ff) argument
43 #define UDMA_CAP2_RCHAN_CNT(val) (((val) >> 18) & 0x1ff) argument
44 #define UDMA_CAP3_RFLOW_CNT(val) ((val) & 0x3fff) argument
45 #define UDMA_CAP3_HCHAN_CNT(val) (((val) >> 14) & 0x1ff) argument
46 #define UDMA_CAP3_UCHAN_CNT(val) (((val) >> 23) & 0x1ff) argument
48 #define BCDMA_CAP2_BCHAN_CNT(val) ((val) & 0x1ff) argument
49 #define BCDMA_CAP2_TCHAN_CNT(val) (((val) >> 9) & 0x1ff) argument
50 #define BCDMA_CAP2_RCHAN_CNT(val) (((val) >> 18) & 0x1ff) argument
51 #define BCDMA_CAP3_HBCHAN_CNT(val) (((val) >> 14) & 0x1ff) argument
[all …]
|
