Home
last modified time | relevance | path

Searched defs:inst_idx (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/amdgpu/
Dvcn_v2_5.c441 static void vcn_v2_5_mc_resume_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect) in vcn_v2_5_mc_resume_dpg_mode()
655 uint8_t sram_sel, int inst_idx, uint8_t indirect) in vcn_v2_5_clock_gating_dpg_mode()
764 static int vcn_v2_5_start_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect) in vcn_v2_5_start_dpg_mode()
1297 static int vcn_v2_5_stop_dpg_mode(struct amdgpu_device *adev, int inst_idx) in vcn_v2_5_stop_dpg_mode()
1394 int inst_idx, struct dpg_pause_state *new_state) in vcn_v2_5_pause_dpg_mode()
Damdgpu_vcn.h70 #define RREG32_SOC15_DPG_MODE_1_0(ip, inst_idx, reg, mask, sram_sel) \ argument
80 #define WREG32_SOC15_DPG_MODE_1_0(ip, inst_idx, reg, value, mask, sram_sel) \ argument
91 #define SOC15_DPG_MODE_OFFSET(ip, inst_idx, reg) \ argument
124 #define RREG32_SOC15_DPG_MODE(inst_idx, offset, mask_en) \ argument
133 #define WREG32_SOC15_DPG_MODE(inst_idx, offset, value, mask_en, indirect) \ argument
Dvcn_v3_0.c466 static void vcn_v3_0_mc_resume_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect) in vcn_v3_0_mc_resume_dpg_mode()
788 uint8_t sram_sel, int inst_idx, uint8_t indirect) in vcn_v3_0_clock_gating_dpg_mode()
903 static int vcn_v3_0_start_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect) in vcn_v3_0_start_dpg_mode()
1437 static int vcn_v3_0_stop_dpg_mode(struct amdgpu_device *adev, int inst_idx) in vcn_v3_0_stop_dpg_mode()
1541 int inst_idx, struct dpg_pause_state *new_state) in vcn_v3_0_pause_dpg_mode()
Dvcn_v1_0.c1200 int inst_idx, struct dpg_pause_state *new_state) in vcn_v1_0_pause_dpg_mode()
Dvcn_v2_0.c1195 int inst_idx, struct dpg_pause_state *new_state) in vcn_v2_0_pause_dpg_mode()
Damdgpu_psp.c2326 int psp_update_vcn_sram(struct amdgpu_device *adev, int inst_idx, in psp_update_vcn_sram()