Lines Matching +full:strobe +full:- +full:polarity +full:- +full:high
1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ulf Hansson <ulf.hansson@linaro.org>
25 "#address-cells":
30 "#size-cells":
37 broken-cd:
42 cd-gpios:
47 non-removable:
50 Non-removable slot (like eMMC); assume always present.
52 # *NOTE* on CD and WP polarity. To use common for all SD/MMC host
53 # controllers line polarity properties, we have to fix the meaning
56 # low." Therefore, using the "cd-inverted" property means, that the
57 # CD line is active high, i.e. it is high, when a card is
58 # inserted. Similar logic applies to the "wp-inverted" property.
61 # ways: as GPIOs, specified in cd-gpios and wp-gpios properties, or
62 # as dedicated pins. Polarity of dedicated pins can be specified,
63 # using *-inverted properties. GPIO polarity can also be specified
68 # respective *-inverted property property results in a
69 # double-inversion and actually means the "normal" line polarity is
71 wp-inverted:
74 The Write Protect line polarity is inverted.
76 cd-inverted:
79 The CD line polarity is inverted.
83 bus-width:
90 max-frequency:
93 - for eMMC, the maximum supported frequency is 200MHz,
94 - for SD/SDIO cards the SDR104 mode has a max supported
96 - some mmc host controllers do support a max frequency upto
104 disable-wp:
107 When set, no physical write-protect line is present. This
109 dedicated write-protect detection logic. If a GPIO is always used
110 for the write-protect detection logic, it is sufficient to not
111 specify the wp-gpios property in the absence of a write-protect
114 wp-gpios:
117 GPIO to use for the write-protect detection.
119 cd-debounce-delay-ms:
124 no-1-8-v:
130 cap-sd-highspeed:
133 SD high-speed timing is supported.
135 cap-mmc-highspeed:
138 MMC high-speed timing is supported.
140 sd-uhs-sdr12:
145 sd-uhs-sdr25:
150 sd-uhs-sdr50:
155 sd-uhs-sdr104:
160 sd-uhs-ddr50:
165 cap-power-off-card:
170 cap-mmc-hw-reset:
175 cap-sdio-irq:
180 full-pwr-cycle:
185 full-pwr-cycle-in-suspend:
190 mmc-ddr-1_2v:
193 eMMC high-speed DDR mode (1.2V I/O) is supported.
195 mmc-ddr-1_8v:
198 eMMC high-speed DDR mode (1.8V I/O) is supported.
200 mmc-ddr-3_3v:
203 eMMC high-speed DDR mode (3.3V I/O) is supported.
205 mmc-hs200-1_2v:
210 mmc-hs200-1_8v:
215 mmc-hs400-1_2v:
220 mmc-hs400-1_8v:
225 mmc-hs400-enhanced-strobe:
228 eMMC HS400 enhanced strobe mode is supported
230 no-mmc-hs400:
243 no-sdio:
249 no-sd:
254 no-mmc:
260 fixed-emmc-driver-type:
262 For non-removable eMMC, enforce this driver type. The value is
269 post-power-on-delay-ms:
271 It was invented for MMC pwrseq-simple which could be referred to
272 mmc-pwrseq-simple.txt. But now it\'s reused as a tunable delay
274 regardless of whether pwrseq-simple is used. Default to 10ms if
278 supports-cqe:
284 disable-cqe-dcmd:
291 keep-power-in-suspend:
296 # Deprecated: enable-sdio-wakeup
297 wakeup-source:
302 vmmc-supply:
306 vqmmc-supply:
310 be modeled as a "regulator-fixed" with a GPIO line for
313 mmc-pwrseq:
316 System-on-Chip designs may specify a specific MMC power
321 "^.*@[0-9]+$":
339 - minimum: 0
347 - reg
349 "^clk-phase-(legacy|sd-hs|mmc-(hs|hs[24]00|ddr52)|uhs-(sdr(12|25|50|104)|ddr50))$":
350 $ref: /schemas/types.yaml#/definitions/uint32-array
363 cd-debounce-delay-ms: [ cd-gpios ]
364 fixed-emmc-driver-type: [ non-removable ]
369 - |
371 #address-cells = <1>;
372 #size-cells = <0>;
374 pinctrl-names = "default";
375 pinctrl-0 = <&mmc3_pins_a>;
376 vmmc-supply = <®_vmmc3>;
377 bus-width = <4>;
378 non-removable;
379 mmc-pwrseq = <&sdhci0_pwrseq>;
383 compatible = "brcm,bcm4329-fmac";
384 interrupt-parent = <&pio>;
386 interrupt-names = "host-wake";