55 	u8 __iomem		*register_base;  member
77 	u64 bit_cfg = readq(txgpio->register_base + bit_cfg_reg(line));  in thunderx_gpio_is_gpio_nowarn()
114 	       txgpio->register_base + bit_cfg_reg(line));  in thunderx_gpio_dir_in()
126 	void __iomem *reg = txgpio->register_base +  in thunderx_gpio_set()
151 	writeq(bit_cfg, txgpio->register_base + bit_cfg_reg(line));  in thunderx_gpio_dir_out()
170 	bit_cfg = readq(txgpio->register_base + bit_cfg_reg(line));  in thunderx_gpio_get_direction()
186 	void __iomem *reg = txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_TX_SET;  in thunderx_gpio_set_config()
197 	bit_cfg = readq(txgpio->register_base + bit_cfg_reg(line));  in thunderx_gpio_set_config()
236 		writeq(bit_cfg, txgpio->register_base + bit_cfg_reg(line));  in thunderx_gpio_set_config()
260 	u64 read_bits = readq(txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_RX_DAT);  in thunderx_gpio_get()
280 		writeq(set_bits, txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_TX_SET);  in thunderx_gpio_set_multiple()
281 		writeq(clear_bits, txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_TX_CLR);  in thunderx_gpio_set_multiple()
291 	       txgpio->register_base + intr_reg(irqd_to_hwirq(d)));  in thunderx_gpio_irq_ack()
300 	       txgpio->register_base + intr_reg(irqd_to_hwirq(d)));  in thunderx_gpio_irq_mask()
309 	       txgpio->register_base + intr_reg(irqd_to_hwirq(d)));  in thunderx_gpio_irq_mask_ack()
318 	       txgpio->register_base + intr_reg(irqd_to_hwirq(d)));  in thunderx_gpio_irq_unmask()
349 	writeq(bit_cfg, txgpio->register_base + bit_cfg_reg(txline->line));  in thunderx_gpio_irq_set_type()
434 	txgpio->register_base = tbl[0];  in thunderx_gpio_probe()
435 	if (!txgpio->register_base) {  in thunderx_gpio_probe()
446 		u64 c = readq(txgpio->register_base + GPIO_CONST);  in thunderx_gpio_probe()
470 		u64 bit_cfg = readq(txgpio->register_base + bit_cfg_reg(i));  in thunderx_gpio_probe()