24 #define IS_LITE		(csid->id == 2 ? 1 : 0)
26 #define CSID_HW_VERSION		0x0
27 #define		HW_VERSION_STEPPING	0
31 #define CSID_RST_STROBES	0x10
32 #define		RST_STROBES	0
34 #define CSID_CSI2_RX_IRQ_STATUS	0x20
35 #define	CSID_CSI2_RX_IRQ_MASK	0x24
36 #define CSID_CSI2_RX_IRQ_CLEAR	0x28
38 #define CSID_CSI2_RDIN_IRQ_STATUS(rdi)		((IS_LITE ? 0x30 : 0x40) \
39 						 + 0x10 * (rdi))
40 #define CSID_CSI2_RDIN_IRQ_MASK(rdi)		((IS_LITE ? 0x34 : 0x44) \
41 						 + 0x10 * (rdi))
42 #define CSID_CSI2_RDIN_IRQ_CLEAR(rdi)		((IS_LITE ? 0x38 : 0x48) \
43 						 + 0x10 * (rdi))
44 #define CSID_CSI2_RDIN_IRQ_SET(rdi)		((IS_LITE ? 0x3C : 0x4C) \
45 						 + 0x10 * (rdi))
47 #define CSID_TOP_IRQ_STATUS	0x70
48 #define		TOP_IRQ_STATUS_RESET_DONE 0
49 #define CSID_TOP_IRQ_MASK	0x74
50 #define CSID_TOP_IRQ_CLEAR	0x78
51 #define CSID_TOP_IRQ_SET	0x7C
52 #define CSID_IRQ_CMD		0x80
53 #define		IRQ_CMD_CLEAR	0
56 #define CSID_CSI2_RX_CFG0	0x100
57 #define		CSI2_RX_CFG0_NUM_ACTIVE_LANES	0
65 #define CSID_CSI2_RX_CFG1	0x104
66 #define		CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN		0
73 #define			CGC_MODE_DYNAMIC_GATING		0
76 #define CSID_RDI_CFG0(rdi)			((IS_LITE ? 0x200 : 0x300) \
77 						 + 0x100 * (rdi))
78 #define		RDI_CFG0_BYTE_CNTR_EN		0
87 #define			CGC_MODE_DYNAMIC	0
90 #define			PLAIN_ALIGNMENT_LSB	0
101 #define CSID_RDI_CFG1(rdi)			((IS_LITE ? 0x204 : 0x304)\
102 						+ 0x100 * (rdi))
103 #define		RDI_CFG1_TIMESTAMP_STB_SEL	0
105 #define CSID_RDI_CTRL(rdi)			((IS_LITE ? 0x208 : 0x308)\
106 						+ 0x100 * (rdi))
107 #define		RDI_CTRL_HALT_CMD		0
111 #define CSID_RDI_FRM_DROP_PATTERN(rdi)			((IS_LITE ? 0x20C : 0x30C)\
112 							+ 0x100 * (rdi))
113 #define CSID_RDI_FRM_DROP_PERIOD(rdi)			((IS_LITE ? 0x210 : 0x310)\
114 							+ 0x100 * (rdi))
115 #define CSID_RDI_IRQ_SUBSAMPLE_PATTERN(rdi)		((IS_LITE ? 0x214 : 0x314)\
116 							+ 0x100 * (rdi))
117 #define CSID_RDI_IRQ_SUBSAMPLE_PERIOD(rdi)		((IS_LITE ? 0x218 : 0x318)\
118 							+ 0x100 * (rdi))
119 #define CSID_RDI_RPP_PIX_DROP_PATTERN(rdi)		((IS_LITE ? 0x224 : 0x324)\
120 							+ 0x100 * (rdi))
121 #define CSID_RDI_RPP_PIX_DROP_PERIOD(rdi)		((IS_LITE ? 0x228 : 0x328)\
122 							+ 0x100 * (rdi))
123 #define CSID_RDI_RPP_LINE_DROP_PATTERN(rdi)		((IS_LITE ? 0x22C : 0x32C)\
124 							+ 0x100 * (rdi))
125 #define CSID_RDI_RPP_LINE_DROP_PERIOD(rdi)		((IS_LITE ? 0x230 : 0x330)\
126 							+ 0x100 * (rdi))
128 #define CSID_TPG_CTRL		0x600
129 #define		TPG_CTRL_TEST_EN		0
136 #define CSID_TPG_VC_CFG0	0x604
137 #define		TPG_VC_CFG0_VC_NUM			0
139 #define			NUM_ACTIVE_SLOTS_0_ENABLED	0
144 #define			INTELEAVING_MODE_INTERLEAVED	0
148 #define CSID_TPG_VC_CFG1	0x608
149 #define		TPG_VC_CFG1_H_BLANKING_COUNT		0
153 #define CSID_TPG_LFSR_SEED	0x60C
155 #define CSID_TPG_DT_n_CFG_0(n)	(0x610 + (n) * 0xC)
156 #define		TPG_DT_n_CFG_0_FRAME_HEIGHT	0
159 #define CSID_TPG_DT_n_CFG_1(n)	(0x614 + (n) * 0xC)
160 #define		TPG_DT_n_CFG_1_DATA_TYPE	0
164 #define CSID_TPG_DT_n_CFG_2(n)	(0x618 + (n) * 0xC)
165 #define		TPG_DT_n_CFG_2_PAYLOAD_MODE		0
169 #define CSID_TPG_COLOR_BARS_CFG	0x640
170 #define		TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN	0
175 #define CSID_TPG_COLOR_BOX_CFG	0x644
176 #define		TPG_COLOR_BOX_CFG_MODE		0
333 	u32 phy_sel = 0;  in csid_configure_stream()
346 		u8 vc = 0; /* Virtual Channel 0 */  in csid_configure_stream()
351 			vc = 0xa;  in csid_configure_stream()
356 			val |= 0 << TPG_VC_CFG0_NUM_FRAMES;  in csid_configure_stream()
359 			val = 0x740 << TPG_VC_CFG1_H_BLANKING_COUNT;  in csid_configure_stream()
360 			val |= 0x3ff << TPG_VC_CFG1_V_BLANKING_COUNT;  in csid_configure_stream()
363 			writel_relaxed(0x12345678, csid->base + CSID_TPG_LFSR_SEED);  in csid_configure_stream()
365 			val = input_format->height & 0x1fff << TPG_DT_n_CFG_0_FRAME_HEIGHT;  in csid_configure_stream()
366 			val |= input_format->width & 0x1fff << TPG_DT_n_CFG_0_FRAME_WIDTH;  in csid_configure_stream()
367 			writel_relaxed(val, csid->base + CSID_TPG_DT_n_CFG_0(0));  in csid_configure_stream()
370 			writel_relaxed(val, csid->base + CSID_TPG_DT_n_CFG_1(0));  in csid_configure_stream()
373 			val |= 0xBE << TPG_DT_n_CFG_2_USER_SPECIFIED_PAYLOAD;  in csid_configure_stream()
375 			writel_relaxed(val, csid->base + CSID_TPG_DT_n_CFG_2(0));  in csid_configure_stream()
377 			writel_relaxed(0, csid->base + CSID_TPG_COLOR_BARS_CFG);  in csid_configure_stream()
379 			writel_relaxed(0, csid->base + CSID_TPG_COLOR_BOX_CFG);  in csid_configure_stream()
389 		writel_relaxed(val, csid->base + CSID_RDI_CFG0(0));  in csid_configure_stream()
393 		writel_relaxed(val, csid->base + CSID_RDI_CFG1(0));  in csid_configure_stream()
396 		writel_relaxed(val, csid->base + CSID_RDI_FRM_DROP_PERIOD(0));  in csid_configure_stream()
398 		val = 0;  in csid_configure_stream()
399 		writel_relaxed(0, csid->base + CSID_RDI_FRM_DROP_PATTERN(0));  in csid_configure_stream()
402 		writel_relaxed(val, csid->base + CSID_RDI_IRQ_SUBSAMPLE_PERIOD(0));  in csid_configure_stream()
404 		val = 0;  in csid_configure_stream()
405 		writel_relaxed(val, csid->base + CSID_RDI_IRQ_SUBSAMPLE_PATTERN(0));  in csid_configure_stream()
408 		writel_relaxed(val, csid->base + CSID_RDI_RPP_PIX_DROP_PERIOD(0));  in csid_configure_stream()
410 		val = 0;  in csid_configure_stream()
411 		writel_relaxed(val, csid->base + CSID_RDI_RPP_PIX_DROP_PATTERN(0));  in csid_configure_stream()
414 		writel_relaxed(val, csid->base + CSID_RDI_RPP_LINE_DROP_PERIOD(0));  in csid_configure_stream()
416 		val = 0;  in csid_configure_stream()
417 		writel_relaxed(val, csid->base + CSID_RDI_RPP_LINE_DROP_PATTERN(0));  in csid_configure_stream()
419 		val = 0;  in csid_configure_stream()
420 		writel_relaxed(val, csid->base + CSID_RDI_CTRL(0));  in csid_configure_stream()
422 		val = readl_relaxed(csid->base + CSID_RDI_CFG0(0));  in csid_configure_stream()
424 		writel_relaxed(val, csid->base + CSID_RDI_CFG0(0));  in csid_configure_stream()
432 		val |= 0x64 << TPG_CTRL_CYCLES_BETWEEN_PKTS;  in csid_configure_stream()
433 		val |= 0xA << TPG_CTRL_NUM_TRAIL_BYTES;  in csid_configure_stream()
447 	writel_relaxed(~0u, csid->base + CSID_CSI2_RX_IRQ_MASK);  in csid_configure_stream()
450 	writel_relaxed(~0u, csid->base + CSID_TOP_IRQ_MASK);  in csid_configure_stream()
453 	writel_relaxed(val, csid->base + CSID_RDI_CTRL(0));  in csid_configure_stream()
458 	if (val > 0 && val <= csid->testgen.nmodes)  in csid_configure_testgen_pattern()
461 	return 0;  in csid_configure_testgen_pattern()
478 	hw_gen = (hw_version >> HW_VERSION_GENERATION) & 0xF;  in csid_hw_version()
479 	hw_rev = (hw_version >> HW_VERSION_REVISION) & 0xFFF;  in csid_hw_version()
480 	hw_step = (hw_version >> HW_VERSION_STEPPING) & 0xFFFF;  in csid_hw_version()
507 	val = readl_relaxed(csid->base + CSID_CSI2_RDIN_IRQ_STATUS(0));  in csid_isr()
508 	writel_relaxed(val, csid->base + CSID_CSI2_RDIN_IRQ_CLEAR(0));  in csid_isr()
523  * Return 0 on success or a negative error code otherwise
538 	val = 0x1e << RST_STROBES;  in csid_reset()
548 	return 0;  in csid_reset()
576 		if (match_format_idx > 0)  in csid_src_pad_code()
577 			return 0;  in csid_src_pad_code()