2254 		struct amdgpu_ppm_table *ppm = adev->pm.dpm.dyn_state.ppm_table;  in si_populate_smc_tdp_limits()
2635 		&adev->pm.dpm.dyn_state.cac_leakage_table;  in si_get_cac_std_voltage_max_min()
3039 		&adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table;  in si_get_vce_clock_voltage()
3237 	return btc_find_valid_clock(&adev->pm.dpm.dyn_state.valid_mclk_values,  in btc_get_valid_mclk()
3244 	return btc_find_valid_clock(&adev->pm.dpm.dyn_state.valid_sclk_values,  in btc_get_valid_sclk()
3297 		if (((pl->mclk + (pl->sclk - 1)) / pl->sclk) > adev->pm.dpm.dyn_state.mclk_sclk_ratio)  in btc_adjust_clock_combinations()
3301 						      (adev->pm.dpm.dyn_state.mclk_sclk_ratio - 1)) /  in btc_adjust_clock_combinations()
3302 						      adev->pm.dpm.dyn_state.mclk_sclk_ratio);  in btc_adjust_clock_combinations()
3304 		if ((pl->sclk - pl->mclk) > adev->pm.dpm.dyn_state.sclk_mclk_delta)  in btc_adjust_clock_combinations()
3308 						      adev->pm.dpm.dyn_state.sclk_mclk_delta);  in btc_adjust_clock_combinations()
3323 		if ((*vddc - *vddci) > adev->pm.dpm.dyn_state.vddc_vddci_delta) {  in btc_apply_voltage_delta_rules()
3325 						       (*vddc - adev->pm.dpm.dyn_state.vddc_vddci_delta));  in btc_apply_voltage_delta_rules()
3329 		if ((*vddci - *vddc) > adev->pm.dpm.dyn_state.vddc_vddci_delta) {  in btc_apply_voltage_delta_rules()
3331 						       (*vddci - adev->pm.dpm.dyn_state.vddc_vddci_delta));  in btc_apply_voltage_delta_rules()
3484 		max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_ac;  in si_apply_state_adjust_rules()
3486 		max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_dc;  in si_apply_state_adjust_rules()
3506 	btc_get_max_clock_from_voltage_dependency_table(&adev->pm.dpm.dyn_state.vddc_dependency_on_sclk,  in si_apply_state_adjust_rules()
3508 	btc_get_max_clock_from_voltage_dependency_table(&adev->pm.dpm.dyn_state.vddci_dependency_on_mclk,  in si_apply_state_adjust_rules()
3510 	btc_get_max_clock_from_voltage_dependency_table(&adev->pm.dpm.dyn_state.vddc_dependency_on_mclk,  in si_apply_state_adjust_rules()
3612 		btc_apply_voltage_dependency_rules(&adev->pm.dpm.dyn_state.vddc_dependency_on_sclk,  in si_apply_state_adjust_rules()
3615 		btc_apply_voltage_dependency_rules(&adev->pm.dpm.dyn_state.vddci_dependency_on_mclk,  in si_apply_state_adjust_rules()
3618 		btc_apply_voltage_dependency_rules(&adev->pm.dpm.dyn_state.vddc_dependency_on_mclk,  in si_apply_state_adjust_rules()
3621 		btc_apply_voltage_dependency_rules(&adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk,  in si_apply_state_adjust_rules()
3635 		if (ps->performance_levels[i].vddc > adev->pm.dpm.dyn_state.max_clock_voltage_on_dc.vddc)  in si_apply_state_adjust_rules()
4438 						&adev->pm.dpm.dyn_state.vddc_dependency_on_mclk,  in si_construct_voltage_tables()
4459 						&adev->pm.dpm.dyn_state.vddci_dependency_on_mclk,  in si_construct_voltage_tables()
4555 							      &adev->pm.dpm.dyn_state.phase_shedding_limits_table)) {  in si_populate_smc_voltage_tables()
4617 	if (adev->pm.dpm.dyn_state.cac_leakage_table.entries) {  in si_get_std_voltage_value()
4619 			if (adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries == NULL)  in si_get_std_voltage_value()
4622 …for (v_index = 0; (u32)v_index < adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {  in si_get_std_voltage_value()
4624 				    (u16)adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {  in si_get_std_voltage_value()
4626 					if ((u32)v_index < adev->pm.dpm.dyn_state.cac_leakage_table.count)  in si_get_std_voltage_value()
4628 							adev->pm.dpm.dyn_state.cac_leakage_table.entries[v_index].vddc;  in si_get_std_voltage_value()
4631 …adev->pm.dpm.dyn_state.cac_leakage_table.entries[adev->pm.dpm.dyn_state.cac_leakage_table.count-1]…  in si_get_std_voltage_value()
4637 …for (v_index = 0; (u32)v_index < adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {  in si_get_std_voltage_value()
4639 					    (u16)adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {  in si_get_std_voltage_value()
4641 						if ((u32)v_index < adev->pm.dpm.dyn_state.cac_leakage_table.count)  in si_get_std_voltage_value()
4643 								adev->pm.dpm.dyn_state.cac_leakage_table.entries[v_index].vddc;  in si_get_std_voltage_value()
4646 …adev->pm.dpm.dyn_state.cac_leakage_table.entries[adev->pm.dpm.dyn_state.cac_leakage_table.count-1]…  in si_get_std_voltage_value()
4652 			if ((u32)voltage->index < adev->pm.dpm.dyn_state.cac_leakage_table.count)  in si_get_std_voltage_value()
4653 				*std_voltage = adev->pm.dpm.dyn_state.cac_leakage_table.entries[voltage->index].vddc;  in si_get_std_voltage_value()
4907 						 &adev->pm.dpm.dyn_state.phase_shedding_limits_table,  in si_populate_smc_initial_state()
4991 							 &adev->pm.dpm.dyn_state.phase_shedding_limits_table,  in si_populate_smc_acpi_state()
5019 							 &adev->pm.dpm.dyn_state.phase_shedding_limits_table,  in si_populate_smc_acpi_state()
5531 						       &adev->pm.dpm.dyn_state.phase_shedding_limits_table,  in si_convert_power_level_to_smc()
5621 	for (i = 0; i < adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.count; i++) {  in si_is_state_ulv_compatible()
5623 		    adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[i].clk) {  in si_is_state_ulv_compatible()
5625 			    adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[i].v)  in si_is_state_ulv_compatible()
6355 								&adev->pm.dpm.dyn_state.vddc_dependency_on_sclk);  in si_patch_dependency_tables_based_on_leakage()
6359 								&adev->pm.dpm.dyn_state.vddc_dependency_on_mclk);  in si_patch_dependency_tables_based_on_leakage()
6363 								&adev->pm.dpm.dyn_state.vddci_dependency_on_mclk);  in si_patch_dependency_tables_based_on_leakage()
7198 		adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk = pl->sclk;  in si_parse_pplib_clock_info()
7199 		adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.mclk = pl->mclk;  in si_parse_pplib_clock_info()
7200 		adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddc = pl->vddc;  in si_parse_pplib_clock_info()
7201 		adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci = pl->vddci;  in si_parse_pplib_clock_info()
7347 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries =  in si_dpm_init()
7351 	if (!adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) {  in si_dpm_init()
7355 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4;  in si_dpm_init()
7356 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0;  in si_dpm_init()
7357 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0;  in si_dpm_init()
7358 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000;  in si_dpm_init()
7359 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 720;  in si_dpm_init()
7360 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000;  in si_dpm_init()
7361 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 810;  in si_dpm_init()
7362 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000;  in si_dpm_init()
7363 	adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 900;  in si_dpm_init()
7445 	adev->pm.dpm.dyn_state.mclk_sclk_ratio = 4;  in si_dpm_init()
7446 	adev->pm.dpm.dyn_state.sclk_mclk_delta = 15000;  in si_dpm_init()
7447 	adev->pm.dpm.dyn_state.vddc_vddci_delta = 200;  in si_dpm_init()
7448 	adev->pm.dpm.dyn_state.valid_sclk_values.count = 0;  in si_dpm_init()
7449 	adev->pm.dpm.dyn_state.valid_sclk_values.values = NULL;  in si_dpm_init()
7450 	adev->pm.dpm.dyn_state.valid_mclk_values.count = 0;  in si_dpm_init()
7451 	adev->pm.dpm.dyn_state.valid_mclk_values.values = NULL;  in si_dpm_init()
7456 	if ((adev->pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) ||  in si_dpm_init()
7457 	    (adev->pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0))  in si_dpm_init()
7458 		adev->pm.dpm.dyn_state.max_clock_voltage_on_dc =  in si_dpm_init()
7459 			adev->pm.dpm.dyn_state.max_clock_voltage_on_ac;  in si_dpm_init()
7475 	kfree(adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries);  in si_dpm_fini()