Home
last modified time | relevance | path

Searched refs:portNVIC_SHPR2_REG (Results 1 – 25 of 32) sorted by relevance

12

/Kernel-v11.1.0/portable/IAR/ARM_CM3/
Dport.c51 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xe000ed1c ) ) macro
347 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM3/
Dport.c44 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xe000ed1c ) ) macro
393 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM7/r0p1/
Dport.c55 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xe000ed1c ) ) macro
373 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM4F/
Dport.c55 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xe000ed1c ) ) macro
385 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM7/r0p1/
Dport.c48 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xe000ed1c ) ) macro
424 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM4F/
Dport.c48 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xe000ed1c ) ) macro
436 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM35P_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM33_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM35P/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM23/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM33/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM55_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM55_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM55/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM85_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM85/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM23_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM35P_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/ARMv8M/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM23/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM23_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM85_NTZ/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM55/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/IAR/ARM_CM85/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()
/Kernel-v11.1.0/portable/GCC/ARM_CM33/non_secure/
Dport.c125 #define portNVIC_SHPR2_REG ( *( ( volatile uint32_t * ) 0xE000ED1C ) ) macro
1669 portNVIC_SHPR2_REG = 0xFF000000; in xPortStartScheduler()
1672 ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 ); in xPortStartScheduler()
1735 portNVIC_SHPR2_REG = 0; in xPortStartScheduler()

12