Home
last modified time | relevance | path

Searched refs:AT91C_SPI_DLYBCT (Results 1 – 8 of 8) sorted by relevance

/Kernel-v10.6.2/portable/IAR/AtmelSAM7S64/
DAT91SAM7S64_inc.h630 #define AT91C_SPI_DLYBCT (0xFF << 24) // (SPI) Delay Between Consecutive Transfers macro
DAT91SAM7X128_inc.h554 #define AT91C_SPI_DLYBCT (0xFF << 24) // (SPI) Delay Between Consecutive Transfers macro
DAT91SAM7X256_inc.h554 #define AT91C_SPI_DLYBCT (0xFF << 24) // (SPI) Delay Between Consecutive Transfers macro
DAT91SAM7S64.h697 #define AT91C_SPI_DLYBCT ((unsigned int) 0xFF << 24) // (SPI) Delay Between Consecutive Transf… macro
DAT91SAM7X128.h761 #define AT91C_SPI_DLYBCT ((unsigned int) 0xFF << 24) // (SPI) Delay Between Consecutive Transf… macro
DAT91SAM7X256.h761 #define AT91C_SPI_DLYBCT ((unsigned int) 0xFF << 24) // (SPI) Delay Between Consecutive Transf… macro
/Kernel-v10.6.2/portable/GCC/ARM7_AT91SAM7S/
DAT91SAM7X256.h761 #define AT91C_SPI_DLYBCT ((unsigned int) 0xFF << 24) // (SPI) Delay Between Consecutive Transf… macro
Dioat91sam7x256.h761 #define AT91C_SPI_DLYBCT ((unsigned int) 0xFF << 24) // (SPI) Delay Between Consecutive Transf… macro
3076 AT91C_SPI_DLYBCT EQU (0xFF << 24) ;- (SPI) Delay Between Consecutive Transfers