Home
last modified time | relevance | path

Searched refs:reg (Results 1 – 7 of 7) sorted by relevance

/FreeRTOS-Plus-TCP-v4.0.0/source/portable/NetworkInterface/ksz8851snl/
Dksz8851snl.h55 void ksz8851_reg_setbits( uint16_t reg,
57 void ksz8851_reg_clrbits( uint16_t reg,
65 void ksz8851_reg_write( uint16_t reg,
67 uint16_t ksz8851_reg_read( uint16_t reg );
Dksz8851snl.c95 void ksz8851_reg_setbits( uint16_t reg, in ksz8851_reg_setbits() argument
100 temp = ksz8851_reg_read( reg ); in ksz8851_reg_setbits()
102 ksz8851_reg_write( reg, temp ); in ksz8851_reg_setbits()
111 void ksz8851_reg_clrbits( uint16_t reg, in ksz8851_reg_clrbits() argument
116 temp = ksz8851_reg_read( reg ); in ksz8851_reg_clrbits()
118 ksz8851_reg_write( reg, temp ); in ksz8851_reg_clrbits()
154 uint16_t ksz8851_reg_read( uint16_t reg ) in ksz8851_reg_read() argument
168 cmd = ( reg << 2 ) & REG_ADDR_MASK; in ksz8851_reg_read()
172 if( reg & 2 ) in ksz8851_reg_read()
234 void ksz8851_reg_write( uint16_t reg, in ksz8851_reg_write() argument
[all …]
DNetworkInterface.c449 static int ks8851_phy_reg( int reg ) in ks8851_phy_reg() argument
451 switch( reg ) in ks8851_phy_reg()
/FreeRTOS-Plus-TCP-v4.0.0/source/portable/NetworkInterface/M487/
Dm480_eth.c66 uint8_t reg, in mdio_write() argument
70 …EMAC->MIIMCTL = ( addr << EMAC_MIIMCTL_PHYADDR_Pos ) | reg | EMAC_MIIMCTL_BUSY_Msk | EMAC_MIIMCTL_… in mdio_write()
79 uint8_t reg ) in mdio_read() argument
81 …EMAC->MIIMCTL = ( addr << EMAC_MIIMCTL_PHYADDR_Pos ) | reg | EMAC_MIIMCTL_BUSY_Msk | EMAC_MIIMCTL_… in mdio_read()
92 uint16_t reg; in reset_phy() local
120 reg = mdio_read( CONFIG_PHY_ADDR, MII_BMCR ); in reset_phy()
121 mdio_write( CONFIG_PHY_ADDR, MII_BMCR, reg | BMCR_ANRESTART ); in reset_phy()
142 reg = mdio_read( CONFIG_PHY_ADDR, MII_LPA ); in reset_phy()
144 if( reg & ADVERTISE_100FULL ) in reset_phy()
149 else if( reg & ADVERTISE_100HALF ) in reset_phy()
[all …]
/FreeRTOS-Plus-TCP-v4.0.0/source/portable/NetworkInterface/ATSAME5x/
DNetworkInterface.c584 ( ( Gmac * ) ETH_MAC.dev.hw )->NCR.reg |= GMAC_NCR_MPE; in prvGMACEnablePHYManagementPort()
588 ( ( Gmac * ) ETH_MAC.dev.hw )->NCR.reg &= ~GMAC_NCR_MPE; in prvGMACEnablePHYManagementPort()
596 ( ( Gmac * ) ETH_MAC.dev.hw )->NCFGR.reg |= GMAC_NCFGR_SPD; in prvGMACEnable100Mbps()
600 ( ( Gmac * ) ETH_MAC.dev.hw )->NCFGR.reg &= ~GMAC_NCFGR_SPD; in prvGMACEnable100Mbps()
608 ( ( Gmac * ) ETH_MAC.dev.hw )->NCFGR.reg |= GMAC_NCFGR_FD; in prvGMACEnableFullDuplex()
612 ( ( Gmac * ) ETH_MAC.dev.hw )->NCFGR.reg &= ~GMAC_NCFGR_FD; in prvGMACEnableFullDuplex()
619 ( ( Gmac * ) ETH_MAC.dev.hw )->HRB.reg = 0; in prvGMACClearMulticastHashTable()
620 ( ( Gmac * ) ETH_MAC.dev.hw )->HRT.reg = 0; in prvGMACClearMulticastHashTable()
627 ( ( Gmac * ) ETH_MAC.dev.hw )->NCFGR.reg |= GMAC_NCFGR_MTIHEN; in prvGMACEnableMulticastHashTable()
631 ( ( Gmac * ) ETH_MAC.dev.hw )->NCFGR.reg &= ~GMAC_NCFGR_MTIHEN; in prvGMACEnableMulticastHashTable()
[all …]
/FreeRTOS-Plus-TCP-v4.0.0/source/portable/NetworkInterface/xilinx_ultrascale/
Dx_emacpsif_physpeed.c234 u16 reg,
815 u16 reg, in prvAR803x_debug_reg_write() argument
818 XEmacPs_PhyWrite( xemacpsp, phy_addr, AR803X_DEBUG_ADDR, reg ); in prvAR803x_debug_reg_write()
/FreeRTOS-Plus-TCP-v4.0.0/
Dlexicon.txt1108 reg